

5.- Funciones ALU

- 1.- Representación de números
- 2.- Sumadores y restadores
- 3.- " complemento a 1
- 4.- Comparadores
- 5.- ALU's

Erratas

Lib. prob ejerc. 5.6

Fig 5.6.2 → ~~minuendo (ca)~~

1.- Representación de números

Sobre 4 bits como ejemplo

- Binario puro ⇒ 0 → 0000

- Magnitud y signo ⇒ $\begin{cases} 0 \rightarrow \text{positivo} \\ 1 \rightarrow \text{negativo} \end{cases}$


- Complemen. A1 ⇒ $\begin{cases} 0xxx \rightarrow \text{positivo} \\ \downarrow \downarrow \downarrow \downarrow \rightarrow \text{INVERTIR} \\ 1--- \rightarrow \text{negativo} \end{cases}$

- Complemen A2 ⇒


- 1111 → 15
- 0111 → +7
- 0000 → +0
- 1000 → -0
- 1111 → -7
- 0111 → +7
- 0000 → +0
- 1111 → -0
- 1000 → -7

- 7 - 0 111
- 1 - 0 001
- 0 - 0000 → -0 → 1111 + 1 = 0000
- 1 → 0001 → 1110 + 1 = 1111
- 8 → 1000

Codificador M+S → C.a.1




Signo (-) ⇒ (y1 e y0 = invertidos)



2.- Sumadores y restadores


Semisumador




a	b	s	c
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = \bar{a}b + a\bar{b} \Rightarrow a \oplus b$$

$$c = a \cdot b$$



Sumador





a	b	c _{IN}	s	c _O
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$s = \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + abc = c \underbrace{(\bar{a}\bar{b} + ab)}_{\substack{a \oplus b \\ \bar{m}}} + \bar{c} \underbrace{(\bar{a}b + a\bar{b})}_m$$

$$S = c\bar{m} + \bar{c}m = c \oplus m = c \oplus (a \oplus b)$$

$$C_o = \underbrace{\bar{a}bc + a\bar{b}c}_{c(a \oplus b)} + \underbrace{ab\bar{c} + abc}_{ab}$$




Semirestadores




a	b	D	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$D = \bar{a}b + a\bar{b}$$

$$C = \bar{a}b$$






Restador completo




a	b	Ci	D	Ci+1
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = \underbrace{\bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + abc}_{\bar{a}(b \oplus c) + a(\bar{b} \oplus \bar{c})} = a \oplus b \oplus c$$

$$C_{i+1} = \underbrace{\bar{a}\bar{b}c + \bar{a}b\bar{c} + \bar{a}bc + a\bar{b}c}_{c(a \oplus b) + \bar{a}b} = \bar{a}b + c_i(a \oplus b)$$



Sumador serie



Acarreo adelantado


Sumador

$$P_i = a_i \oplus b_i$$

$$G_i = a_i \cdot b_i$$

$$S_i = P_i \oplus C_i$$

$$C_i = G_i + P_i C_{i-1}$$



$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 \cdot C_2 = G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0) = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 \cdot C_3 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

⇓

Gestionar el acarreo desde el inicio

5.3 Sumador complemento a 1 : Rebose

Rebose \Rightarrow suma resultado más bit que los n^{os}



los 2 n^{os} mismo signo

Comprobar rebose \Rightarrow Comprobar resultado de la suma




1º Sumar en bin. puro sin signo ni magnitud

2º (Acarreo = 0 y no rebose) \Rightarrow resultado válido


3º (Acarreo = 1 y no rebose) \Rightarrow Sumar 1 a resultado

4º (Si rebose) \Rightarrow dar error


No problema \rightarrow




Sumar 1 a resulta




Rebose



Rebose



$$\text{rebose} = S_1 \bar{A}_1 \bar{B}_1 + \bar{S}_1 A_1 B_1$$




4. Comparadores

Compara dos palabras de n bits y da unas salidas en función de que $A > B$, $A = B$ o $A < B$

El nº de bits de cada palabra da nombre al comparador.

Comp. 1 bit




a	b	a > b	a = b	a < b
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$(a > b) = a \bar{b}$$

$$(a = b) = \bar{a}\bar{b} + ab = \overline{a \oplus b}$$


$$(a < b) = \bar{a}b$$

Comparador
n bits



$a_0 \dots a_{n-1}$	$b_0 \dots b_{n-1}$	a > b	a = b	a < b
0 ... 0	0 ... 0	0	1	0
0 ... 0	0 ... 1	0	0	1
0 ... 1	0 ... 0	1	0	0
0 ... 1	0 ... 1	0	1	0

Comparador con entradas para configuración en cascada




En las entradas se meten las salidas de comparación de los bits inmediatamente inferiores. De esta manera siempre que haya una diferencia entre a_i y b_i la salida se posicionará en función de


ello. Pero si $a_i = b_i$, la salida tomará el valor de las entradas de la comparación en cascada. Que resulta ser el valor de la comparación de a_{i-1} y b_{i-1} .

Generadores / detectores de paridad

Los generadores de paridad PAR son aquellos circuitos que me generan un "0" cuando el n° de "1" a la entrada es par y un "1" cuando es impar



a	b	paridad
0	0	0
0	1	1
1	0	1
1	1	0




$$\text{paridad} = \bar{a}b + a\bar{b} = a \oplus b$$

Para el caso de 3 bits


$$\begin{aligned} \text{paridad} &= \bar{a}\bar{b}c + \bar{a}b\bar{c} + a\bar{b}\bar{c} + abc = \\ &= \bar{c}(\bar{a}b + a\bar{b}) + c(\bar{a}\bar{b} + ab) = \\ &= \bar{c} \underbrace{(\bar{a}b + a\bar{b})}_m + c \underbrace{(\bar{a}\bar{b} + ab)}_{\bar{m}} = \\ &= \bar{c}m + c\bar{m} = c \oplus m = \\ &= c \oplus (a \oplus b) \end{aligned}$$

a	b	c	paridad
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



Se puede observar que lo único que hay que hacer para ampliar el n° de bits es ir aumentando el n° de puertas.


- Para el caso del detector el circuito es idéntico, solo que el bit de paridad forma parte de la entrada y salida es el detector de error




PARA EL CASO DE DETECTOR
GENERADOR DE PARIDAD IMPAR
LO ÚNICO QUE HAY QUE HACER
ES SUSTITUIR LA ÚLTIMA PUERTA
POR UNA NOR-EXCLUSIVA



Comparador de 24 bits




Comparador en cascada de 16 bits



5. - ALU's

Basadas en multiplexores que seleccionan las funciones implementadas en las entradas.

Tabla 5.23 (Pg 292)



Arithmetic logic unit

74F181


FEATURES

- Provides 16 arithmetic operation: add, subtract, compare, and double; plus 12 other arithmetic operations
- Provides all 16 logic operations of two variables: Exclusive-OR, Compare, AND, NAND, NOR, OR, plus 10 other logic operations
- Full look-ahead carry for high speed arithmetic operation on long words
- 40% faster than 'S181 with only 30% 'S181 power consumption
- Available in 300mil-wide Slim 24-pin Dual In-Line package

DESCRIPTION

The 74F181 is a 4-bit high-speed parallel Arithmetic Logic Unit (ALU). Controlled by the four Function Select inputs (S0–S3) and the Mode Control input (M), it can perform all the 16 possible logic operations or 16 different arithmetic operations on active-High or active-Low operands. The Function Table lists these operations.

PIN CONFIGURATION



TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F181	7.0ns	43mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$
24-Pin Plastic Slim DIP (300 mil)	N74F181N
24-Pin Plastic SOL	N74F181D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
$\bar{A}0$ – $\bar{A}3$	A operand inputs	1.0/3.0	20 μ A/1.8mA
$\bar{B}0$ – $\bar{B}3$	B operand inputs	1.0/3.0	20 μ A/1.8mA
M	Mode control input	1.0/1.0	20 μ A/0.6mA
S0–S3	Function select input	1.0/4.0	20 μ A/2.4mA
Cn	Carry input	1.0/5.0	20 μ A/3.0mA
Cn+4	Carry output	50/33	1.0mA/20mA
P	Carry Propagate output	50/33	1.0mA/20mA
\bar{G}	Carry Generate output	50/33	1.0mA/20mA
A=B	Compare output	OC/33	OC/20mA
F0–F3	Outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20 μ A in the High state and 0.6mA in the Low state.
OC = Open Collector


Arithmetic logic unit

74F181

LOGIC SYMBOL



IEC/IEEE SYMBOL




DLU.5.11

Arithmetic logic unit

74F181

LOGIC DIAGRAM



Arithmetic logic unit

74F181

When the Mode Control input (M) is High, all internal carries are inhibited and the device performs logic operations on the individual bits as listed. When the Mode control input is Low, the carries are enabled and the device performs arithmetic operations on the two 4-bit words. The device incorporates full internal carry look-ahead and provides for either ripple carry between device using the C_{n+4} output, or for carry look-ahead between packages using the signals \bar{P} (Carry Propagate) and \bar{G} (Carry Generate). \bar{P} and \bar{G} are not affected by carry in. When speed requirements are not stringent, it can be used in a simple ripple carry mode by connecting the Carry output (C_{n+4}) signal to the Carry input (C_n) of the next unit. For high-speed operation, the device is used in conjunction with the 74F182 carry look-ahead circuit. One carry look-ahead package is required for each group of four 74F181 devices. Carry look-ahead can be provided at various levels and offers high speed capability over extremely long word lengths.

The A=B output from the device goes High when all four F outputs are High and can be used to indicate logic equivalence over 4-bits

when the unit is in the subtract mode. The A=B output is open-collector and can be wired-AND with other A=B outputs to give a comparison for more than 4 bits. The A=B signal can also be used with the C_{n+4} signal to indicate A>B and A<B. The Function Table lists the arithmetic operations that are performed without a carry in. An incoming carry adds a one to each operation. Thus select code LHLH generates A minus B minus 1 (two's complement notation) without a carry in and generates A minus B when a carry is applied. Because subtraction is actually performed by complementary addition (one's complement), a carry out means borrow; thus, a carry is generated when there is no underflow and no carry is generated when there is underflow. As indicated, this device can be used with either active-Low inputs producing active-Low outputs or with active-High inputs producing active-High outputs. For either case, the table lists the operations that are performed to the operands labeled inside the logic symbol.

MODE-SELECT FUNCTION TABLE

MODE SELECT INPUTS				ACTIVE HIGH INPUTS & OUTPUTS		ACTIVE LOW INPUTS & OUTPUTS	
S3	S2	S1	S0	Logic (M=H)	Arithmetic** (M=L) (Cn=H)	Logic (M=H)	Arithmetic** (M=L) (Cn=L)
L	L	L	L	\bar{A}	A	\bar{A}	A minus 1
L	L	L	H	$\bar{A}+\bar{B}$	A+B	$\bar{A}\bar{B}$	AB minus 1
L	L	H	L	$\bar{A}B$	A+B	$\bar{A}+B$	A \bar{B} minus 1
L	L	H	H	Logical 0	minus 1	Logical 1	minus 1
L	H	L	L	$\bar{A}\bar{B}$	A plus $\bar{A}\bar{B}$	$\bar{A}+\bar{B}$	A plus (A+B)
L	H	L	H	\bar{B}	(A+B) plus $\bar{A}\bar{B}$	\bar{B}	AB plus (A+B)
L	H	H	L	A \oplus B	A minus B minus 1	$\bar{A}\oplus\bar{B}$	A minus B minus 1
L	H	H	H	$\bar{A}B$	AB minus 1	A+B	A+B
H	L	L	L	$\bar{A}+B$	A plus AB	$\bar{A}\bar{B}$	A plus (A+B)
H	L	L	H	$\bar{A}\oplus\bar{B}$	A plus B	A \oplus B	A plus B
H	L	H	L	B	(A+B) plus AB	B	A \bar{B} plus (A+B)
H	L	H	H	AB	AB minus 1	A+B	A+B
H	H	L	L	Logical 1	A plus A*	Logical 0	A plus A*
H	H	L	H	A+B	(A+B) plus A	$\bar{A}\bar{B}$	AB plus A
H	H	H	L	A+B	(A+B) plus A	AB	A \bar{B} plus A
H	H	H	H	A	A minus 1	A	A

H = High voltage level

L = Low voltage level

* = Each bit is shifted to the next more significant position.

** = Arithmetic operations expressed in two's complement notation.